p
ll
s
-
s
M
T
5 - 32
HMC704LP4E
v03.1211
8 GHz fractionaL-n PLL
For price, delivery, and to place orders: Hittite Microwave Corporation,20 Alpha Road, Chelmsford, MA 01824
Phone: 978-250-3343
Fax: 978-250-3373
Order On-line at www.hittite.com
Application Support: Phone: 978-250-3343 or apps@hittite.com
HMc Mode - Serial Port rEaD operation
A typical HMC Mode READ cycle is shown in Figure 37.
a. The Master (host) asserts both sEN (serial Port Enable) and sDI to indicate a READ cycle, followed
by a rising edge sCLK. Note: The Lock Detect (LD) function is usually multiplexed onto the LD_sDO
pin. It is suggested that LD only be considered valid when sEN is low. In fact LD will not toggle until
the first active data bit toggles on LD_sDO, and will be restored immediately after the trailing edge
of the LsB of serial data out as shown in Figure 37.
b. The slave (PLL) reads sDI on the 1st rising edge of sCLK after sEN. sDI high initiates the READ
cycle (RD)
c. Host places the six address bits on the next six falling edges of sCLK, MsB first.
d. slave registers the address bits on the next six rising edges of sCLK (2-7).
e. slave switches from Lock Detect and places the requested 24 data bits on sD_LDO on the next 24
rising edges of sCK (8-31), MsB first .
f.
Host registers the data bits on the next 24 falling edges of sCK (8-31).
g. slave restores Lock Detect on the 32nd rising edge of sCK.
h. sEN is de-asserted on the 32nd falling edge of sCLK.
i.
The 32nd falling edge of sCLK completes the READ cycle.
table 10. SPi HMc Mode - read timing characteristics
Parameter
Conditions
Min.
Typ.
Max.
Units
t1
t2
t3
t4
t5
sEN to sCLK setup time
sDI setup to sCLK time
sCLK to sDI hold time
sEN low duration
sCLK to sDO delay
8
3
20
8.2ns+0.2ns/pF
ns
Figure 37. HMC Mode Serial Port Timing Diagram - READ
sCLK
sDI
sEN
RD
a5
a4
a3
a2
a1
ao
x
LD_sDO
d23
d22
d2
d1
d0
d3
2
3
4
5
6
7
8
29
30
31
32
28
LD (Lock Detect)
LD
t1
t5
t3
t2
t4
相关PDF资料
HMC830LP6GE IC FRACT-N PLL W/VCO 40QFN
HMP8117CNZ IC VIDEO DECODER NTSC/PAL 80PQFP
HMP8156ACNZ IC VIDEO ENCODER NTSC/PAL 64MQFP
HSP45102SC-40Z IC OSC NCO 40MHZ 28-SOIC
HSP45106JC-33Z IC OSC NCO 33MHZ 84-PLCC
HSP45116AVC-52Z IC OSC NCO 52MHZ 160-MQFP
ICL7109EPL+ IC ADC 12BIT 3-ST 40-DIP
ICM7217AIPI IC OSC UP/DWN CNTR 2MHZ 28-DIP
相关代理商/技术参数
HMC704LP4ETR 制造商:Hittite Microwave Corp 功能描述:IC FRACT-N PLL 16BIT 24QFN
HMC705LP4 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:6.5 GHz PROGRAMMABLE DIVIDER (N = 1 - 17)
HMC705LP4E 制造商:Hittite Microwave Corp 功能描述:IC DIVIDER HBT PROGR 24-QFN
HMC705LP4ETR 功能描述:IC DIVIDER HBT PROGR 24QFN 制造商:analog devices inc. 系列:- 包装:剪切带(CT) 零件状态:在售 功能:分频器 频率:100MHz ~ 6.5GHz RF 类型:- 辅助属性:- 封装/外壳:24-VFQFN 裸露焊盘 供应商器件封装:24-QFN(4x4) 标准包装:1
hmc706lc3c 制造商:Hittite Microwave Corp 功能描述:IC CONV NRZ-RZ 13GBPS 16SMD
HMC707LP5 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:0.5 dB LSB 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, 700 - 1200 MHz
HMC707LP5_10 制造商:HITTITE 制造商全称:Hittite Microwave Corporation 功能描述:0.5 dB LSB 6-BIT DIGITAL VARIABLE GAIN AMPLIFIER, 700 - 1200 MHz
HMC707LP5E 制造商:Hittite Microwave Corp 功能描述:IC AMP DVGA LNA 6-BIT 32-QFN